## <u>REMARKS</u>

Applicant thanks the Examiner for allowing claims 5-10 again after considering Information Disclosure Statement filed November 6, 2005.

Claims 1-4 have been rejected under 35 USC 102(b) as anticipated by U.S. Patent No. 6,259,039 (Chroneos)<sup>1</sup>. Applicant respectfully disagrees.

Claim 1 recites suspending by a plurality of pins the semiconductor wafer in a reflow furnace so that the metal portions are positioned upwardly in the reflow furnace. In the Action mailed June 9, 2005, the Examiner contended that Chroneos's "circuit board" corresponds to the claimed semiconductor wafer, without referring to any element of Chroneos's device. This caused applicant to guess what the Examiner meant by "circuit board." Since Chroneos's circuit board carrier 102 is not a semiconductor wafer, applicant explained in the Amendment filed August 30, 2005 that the Examiner must have meant to equate Chroneos's surface mount assembly 202, which includes a semiconductor material, to the claimed semiconductor wafer. Applicant then pointed out that Chroneos's surface mount assembly 202 is not positioned as claimed.

In this Action, the Examiner explains that what he meant by "circuit board" in the previous Action is Chroneos's circuit board carrier 102 instead. Applicant respectfully disagrees with Examiner's interpretation of Chroneos. As applicant explained in the previous Amendment, Chroneos's circuit board carrier 102 is "produced using conventional printed circuit board (PCB) fabrication techniques and processes, and is generally made of FR4 laminate materials." See, column 2, lines 53-56, of Chroneos. Persons of ordinary skill in the art would have understood that FR4 laminate materials are not semiconductors as claimed. Furthermore, Chroneos does not teach or suggest that Chroneos's circuit board carrier 102 that is fabricated with PCB techniques is made of a semiconductor wafer. Applicant respectfully requests the Examiner to point out a

<sup>&</sup>lt;sup>1</sup> The Examiner refers to Chroneos as U.S. Patent No. 6,805,279 in paragraph 1 of the Action. This patent number is for Lee, which was relied upon by the Examiner in other rejections in the previous Action. Chroneos is instead U.S. Patent No. 6,259,039, as properly cited in the Notice of References Cited and pointed out in the Amendment filed August 30, 2005.

specific portion of Chroneos for this teaching, in the event that he maintains this rejection in the next Action.

The rejection of claims 1-4 under 35 USC 102(b) on Chroneos should be withdrawn because Chroneos does not teach or suggest the claimed suspension of the semiconductor wafer.

In light of the above, a Notice of Allowance is solicited.

In the event that the transmittal letter is separated from this document and the Patent and Trademark Office determines that an extension and/or other relief is required, applicant petitions for any required relief including extensions of time and authorizes the Commissioner to charge the cost of such petitions and/or other fees due in connection with the filing of this document to **Deposit Account No. 03-1952**, referencing Docket No. <u>606402015200</u>.

Respectfully submitted,

Dated: February 2, 2006

Barry F Bretschneid

Registration No. 28,055

Morrison & Foerster LLP 1650 Tysons Boulevard, Suite 300

McLean, VA 22102-3915 Telephone: (703) 760-7743 Facsimile: (703) 760-7777